

## United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/486,779	03/02/2000	ALEX Q. HUANG	01640052AA	2967	
30743	7590 05/06/2004		EXAM	EXAMINER	
WHITHAM, CURTIS & CHRISTOFFERSON, P.C.			LOKE, STEV	LOKE, STEVEN HO YIN	
11491 SUNS SUITE 340	SET HILLS ROAD		. ART UNIT	PAPER NUMBER	
RESTON, V	/A 20190		2811		
		DATE MAILED: 05/06/2004			

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Summary		09/486,779	HUANG, ALEX Q.			
		Examiner	Art Unit			
		Steven Loke	2811			
	Th MAILING DATE of this communication ap	pears on the cov r she t with the c	orrespondence addre	ss		
THE   - External after - If the - If NO - Failu Any	ORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION.  SIX (6) MONTHS from the mailing date of this communication.  Period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period re to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply be tin ly within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this comm D (35 U.S.C. § 133).	unication.		
Status						
1)⊠	Responsive to communication(s) filed on 26 F	ebruary 2004.				
2a)[						
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposit	ion of Claims					
5)⊠ 6)⊠ 7)□						
Applicat	ion Papers					
10)⊠	The specification is objected to by the Examin The drawing(s) filed on <u>26 February 2004</u> is/a Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examination.	re: a) $\square$ accepted or b) $\boxtimes$ objected or by $\square$ objected arrowing(s) be held in abeyance. Section is required if the drawing(s) is obtained.	e 37 CFR 1.85(a). ojected to. See 37 CFR	1.121(d).		
Priority	under 35 U.S.C. § 119			•		
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>						
2) Noti	n <b>t(s)</b> ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) rmation Disclosure Statement(s) (PTO-1449 or PTO/SB/08 er No(s)/Mail Date	4) Interview Summar Paper No(s)/Mail D  5) Notice of Informal 6) Other:		52)		

Art Unit: 2811

- 1. The drawings are objected to because fig. 3A of the formal drawing filed on 2/26/04 does not match with the drawing correction of fig. 3A filed on 8/22/03. In addition, figs. 14A, 14B, 17B of the formal drawing filed on 2/26/04 do not match with drawing corrections of figs. 14A, 14B, and 17B filed on 8/23/02. In the formal drawing of fig. 14A, it is unclear why the circuit diagram of the PMOS [236] in fig. 14A is different from the circuit diagram of the PMOS [236] in fig. 14B. What are the shaded rectangle and the shaded triangle in the left side of fig. 18? What are the shaded triangle and the symbol "B" in the left side of fig. 19? A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.
- Claims 23, 32 and 38 are objected to because of the following informalities: 2. Claim 23. lines 20-21, the phrase "said GTO device package" has no antecedent basis. Claim 32. line 7, the phrase "said gate" has no antecedent basis. Claim 38, lines 6, 7, 10 and 11, the phrase "said thyristor device" has no antecedent basis. Appropriate correction is required.
- Claims 1-9, 26, 31, 32, 38 and 45 are rejected under 35 U.S.C. 112, first 3. paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

The specification never discloses a thyristor device package comprising means for injecting current into said thyristor gate for triggering said thyristor into a latching state and a first voltage applied to a gate terminal of said first MOS transistor causes a forward current to flow between said cathode terminal and said anode terminal turning said thyristor device package to an on state as claimed in claim 1.

Page 3

Figs. 17A to 17D show an ETO thyristor device package having a thyristor [400], a first plurality of discrete transistors Q1 and a second plurality of discrete transistors Q2. The specification never discloses a thyristor device package comprises the claimed structures as claimed in claims 2-4 and 6-9.

Figs. 17A to 17D disclose the first MOS transistor Q1 comprises a NMOS transistor. The specification never discloses the first MOS transistor comprises a PMOS transistor as claimed in claim 5.

The specification never discloses the MOS transistors of the second plurality of discrete switching devices having respective gates connected to the gate terminal of the first discrete switching device as claimed in claim 26.

Fig. 18 discloses a first feedback path [500] connecting a gate terminal G of a first discrete switching device Q1 to an emitter of a thyristor [502] and a second feedback loop connecting the gate terminal G of the first discrete switching device Q1 to a gate of the thyristor. The specification never discloses a first feedback path connecting said gate of said MOS transistors (the second plurality of discrete switching devices (claim 26)) to said thyristor emitter, and a second feedback path connecting said gate of said MOS transistors (the second plurality of discrete switching devices (claim 26)) to said thyristor gate through a diode as claimed in claim 31.

Application/Control Number: 09/486,779

Art Unit: 2811

Fig. 19 discloses a capacitor [C600] connected in parallel to the second discrete switching device Q2. The specification never discloses a capacitor connected in parallel to said MOS transistor (the first discrete switching device (lines 3-5 of claim 32)) connecting said second terminal of said MOS transistor to said thyristor gate as claimed 32.

The specification never discloses a thyristor device package including means for injecting current into the thyristor gate for triggering the thyristor into a latching state as claimed in claim 38.

4. Claims 23-32 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 23, lines 8-9, the phrase "a first terminal of said first plurality of discrete switching devices" is unclear whether it is being referred to "a first terminal of each of said first plurality of discrete switching devices"; lines 10-12, the phrase "a second terminal of said first plurality of discrete switching devices" is unclear whether it is being referred to "a second terminal of each of said first plurality of discrete switching devices"; lines 16-17, the phrase "a first terminal of said second plurality of discrete switching devices" is unclear whether it is being referred to "a first terminal of each of said second plurality of discrete switching devices"; lines 18-19, the phrase "a second terminal of said second plurality of discrete switching devices" is unclear whether it is being referred to "a second plurality of discrete switching devices" is unclear whether it is being referred to "a second terminal of each of said second plurality of discrete switching devices" is unclear whether it is being referred to "a second terminal of each of said second plurality of discrete switching devices".

Art Unit: 2811

Claims 26-30, lines 2-4, the phrase "said discrete switching devices of said second plurality of discrete switching devices" is unclear whether it is being referred to "said second plurality of discrete switching devices".

Claim 32, lines 3-4, the phrase "said discrete switching devices of said first plurality of discrete switching device" is unclear whether it is being referred to "said first plurality of discrete switching devices".

5. Applicant's arguments filed 2/26/04 have been fully considered but they are not persuasive.

It is urged, in page 13 of the remarks, that the inclusion of a floating ohmic contact, metal strap and the like in an ECT device are literally and explicitly illustrated and described and corresponding electrical nodes and structures are also illustrated and described in connection with hybrid (e.g. ETO) devices and device packages. However, the floating ohmic contact, metal strap and the like in an ECT device are parts of the integrated structures of an ECT device. They are different from the discrete structures of the ETO device package in figs. 17A to 17D. The ETO device package only comprises first and second discrete MOS transistors formed separately from a thyristor device. There is no floating ohmic contact, metal strap and the like in the ETO device package.

6. Claims 19-22 and 46 are allowed.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Steven Loke whose telephone number is (571) 272-1657. The examiner can normally be reached on 7:50 am to 5:20 pm.

Application/Control Number: 09/486,779 Page 6

Art Unit: 2811

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lee can be reached on (571) 272-1732. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

sl May 4, 2004 Steven Loke
Primary Examiner

Love Loke